Direkt zum Inhalt
公司名稱
台灣積體電路製造股份有限公司
工作地點
台灣
專業領域
研究發展
職別
主管職
職務類型
正職
職務張貼日
2026/03/18
台積公司成立於1987年，率先開創了專業積體電路製造服務之商業模式，自此成為世界領先的專業積體電路製造服務公司。台積公司以領先業界的製程技術及設計解決方案組合支援其客戶及夥伴生態系統的蓬勃發展，以此釋放全球半導體產業的創新。台積公司為534 個客戶提供服務，生產12,682 種不同產品，被廣泛地運用在各種終端市場，例如高效能運算、智慧型手機、物聯網、車用電子與消費性電子產品等。 進一步資訊請至台積公司網站https://www.tsmc.com.tw查詢。
We are looking for a technical manager who is excited to join a growing group of diverse talents responsible for driving novel memory solutions for the leading-edge AI and HPC chips. You will be part of a memory solution team developing high-density memory macro, complex analog, and chip interface circuits for advanced memory technology. We have crafted a team of outstanding engineers stretching around the globe. If you have the dream to develop new technologies and have the real impact on the future of AI compute, this is the ideal position for you.
職務說明
1. Lead the designs of memory architecture, memory, analog and digital circuits, and test chip, ensuring they meet the performance, power, and area specifications.
2. Provide technical leadership in areas like memory read/write circuits, analog biasing circuits including LDO and charge pump, design-for-test (DFT), function verification, and memory chip integration.
3. Collaborate closely with technologists and customers to define PPA specifications, architecture, and design of memory circuits.
4. Demonstrate hands-on expertise in designing memory circuit blocks and utilizing EDA tools for timing, power, signal integrity, EM/IR analysis, static timing, and noise analysis.
5. Drive design verification and implement quality assurance methodologies for memory IP.
6. Define silicon test plans and provide support for post-silicon bring-up and debugging in collaboration with test teams.
7. Manage design projects by planning and organizing design resources, while addressing customer/client requests and events as they arise.
8. Work closely with cross-functional teams across global locations to ensure successful project execution.
職務要求
1. Master’s or Ph.D. degree in Electrical Engineering.
2. Minimum of 8 years of relevant experience in designing memory products, including memory macros, voltage/current sense amplifiers, area-efficient address decoders, wordline drivers, control circuits, low-power voltage regulators, charge pump circuits, and memory I/O.
3. Strong understanding of advanced memory technologies, architectures, and specifications to make informed decisions for optimal performance/ power/ area trade-offs in memory systems.
4. Proficiency in running industry-standard EDA tools and understanding of design-for-test (DFT) circuit is a plus.
5. Previous leadership experience is preferred.
6. Strong interpersonal skills and ability and desire to work as a great teammate are huge plus.
營造一個合乎台積公司核心價值與經營理念的全球共融職場，對於公司未來成功至關重要。台積公司對全球共融職場的承諾，旨在讓每位員工無論性別、年齡、身心障礙、宗教、種族、族群、國籍、政治立場或性傾向，都能將其自身的觀點與經驗帶入工作，促進企業推升獲利、增加生產力並釋放創新。我們致力於創建一個公平無障礙的工作場所。台積公司承諾促進文化共融，讓每一位員工都覺得被重視且有能力為企業使命提供貢獻，並為全球各戶提供卓越服務。